

VFVX321


VCXO Ultra Low Jitter 2.5V, 3.3V

5x7mm SMD, LVPECL / LVDS / LVCMOS



Features

- 60MHz to 800MHz* Frequency Range
- Differential Output Levels (LVPECL/LVDS)
- Single Ended LVCMOS output available
- <0.2ps jitter RMS over 12KHz ~ 20MHz
- Selectable OE Logic



RoHS Status



Applications

- Optical Networking, SONET / SDH
- 10 Gigabit Ethernet
- Broadband Access

Electrical Specifications

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Note
Frequency Range	F		60 60		800* 320	MHz	PECL / LVDS CMOS
Frequency Stability	$\Delta F/F$	Vs. Operating Temperature			± 50 ± 25 ± 20	ppm	Order Code B Order Code C Order Code D
		Vs. Supply Voltage Vs. Aging / Year		± 3 ± 3 ± 1		ppm/V ppm ppm	First Year After first year
Operating Temperature	T		0° -40°		+70° +85°	°C	Order Code B Order Code G
Output		LVPECL LVDS LVCMOS					Order Code L Order Code D Order Code C
Supply Voltage	Vcc		3.15 2.25	3.3 2.5	3.45 2.75	V	Order Code E Order Code G
Period Jitter RMS		155.52 MHz 311.04 MHz 622.08 MHz		2.5 2.5 4	3 3 6	ps	
Integrated Jitter RMS 12KHz to 20MHz		155.52MHz 311.04MHz 622.08MHz		0.25 0.18 0.09		ps	
Period Jitter Peak-to-Peak		155.52MHz 311.04MHz 622.08MHz		18 18 25	20 20 30	ps	

* NOTE: Certain frequency above 500MHz (3.3V_{DD}) and above 300MHz (2.5V_{DD}) isn't available.
Consult factory for availability.



VFVX321
VCXO Ultra Low Jitter 2.5V, 3.3V
5x7mm SMD, LVPECL / LVDS / LVCMOS



Electrical Specifications

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Note
Supply Current	I _{CC}	38 – 100MHz			65	mA	PECL
		100 – 300MHz			80		
		300 – 640MHz			90		
		38 – 100MHz			45	mA	LVDS
		100 – 320MHz			60		
		320 – 640MHz			70		
		At 100MHz, load = 15pF		16	20	mA	CMOS
Load	50 Ohm to V _{DD} -2V (PECL) 100 Ohm (LVDS)						
Output High Voltage	V _{OH}	R _L = 50 ohm to (V _{DD} -2V) I _{OH} = -8.5mA	2.4	V _{DD} -1.025 1.4	1.6	V	PECL LVDS CMOS
Output Low Voltage	V _{OL}	I _{OL} = -8.5mA	0.9	1.1	V _{DD} -1.620 0.4	V	PECL LVDS CMOS
Output Differential Voltage	V _{OD}		247	355	454	mV	LVDS
Output Drive Voltage	I _{OSD}	V _{OL} = 0.4V, V _{OH} = 2.4V		8.5		mA	CMOS
Offset Voltage	V _{OS}		1.125	1.2	1.375	V	LVDS
Rise / Fall Time	T _r /T _f	20% to 80%		0.25 0.3 1.2	0.45 0.7 1.6	ns	PECL LVDS CMOS
Duty Cycle		V _{DD} – 1.3V @ 1.25V 50% V _{DD}	45	50	55	%	PECL LVDS CMOS
Modulation Bandwidth		0V < V _c < 3.3V; - 3dB				KHz	
V _c Input Impedance			130			KΩ	
Linearity				5	10	%	
APR*		V _c 1.65V ± 1.65V	±100 ±75 ±50	±120 ±100 ±75		ppm	60 – 200MHz 201 – 499MHz 500 – 800MHz
Stabilization Time		From valid power			10	ms	
Tristate	"1": Output Enable – Pin 2 may float 2.8V min (3.3V V _{DD}) or 2.25V min (2.5V V _{DD}) "0": Tristate – Pin 2 requires 0.4V max (3.3V or 2.5V V _{DD})						

*Consult factory for wider pull availability



VFVX321

VCXO Ultra Low Jitter 2.5V, 3.3V

5x7mm SMD, LVPECL / LVDS / LVCMOS




Phase Noise Performance

Parameter	Output Type	Frequency Range (MHz)	Carrier Freq. (MHz)	10Hz	100Hz	1KHz	10 KHz	100 KHz	1 MHz	10 MHz
Phase Noise (dBc/Hz)	PECL LVDS	300 - 800	622.08	-49	-85	-110	-130	-137	-148	-150
	CMOS	120 - 320	155.52	-50	-82	-110	-128	-142	-148	-150
	PECL LVDS	120 - 320	155.52	-50	-82	-110	-128	-142	-148	-150
	CMOS	60 - 160	155.52	-65	-95	-122	-138	-142	-148	-149
	PECL LVDS	60 - 160	155.52	-65	-95	-122	-138	-142	-148	-149

Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Note
Lead Temperature		Soldering, 10s max			260	°C	
Storage Temperature	T _s		-55		+125°	°C	
Junction Temperature	T _j				+125°	°C	
ESD Protection		Input static discharge voltage protection			2	kV	
Supply Voltage	V _{DD}				4.6	V	
Output Voltage	V _O		V _{DD} -0.5		V _{DD} +0.5	V	
Input Voltage		GND - 0.5V			V _{DD} +0.5	V	

How to Order



Note: DG combination not available at all frequencies. Consult factory.



5x7mm SMD, LVPECL / LVDS / LVCMOS



Parameter	Specification
Shock	1000 Gs, 0.35ms, ½ sine wave, 3 shocks in each plane
Humidity	Resistant to 85 °R.H. at 85 °C
Vibration	10-2000 Hz of 0.06" d.a. or 20 Gs, whichever is less
Leak	MIL STD 883, Method 1014, Condition A1
Case	Ceramic with hermetic resistance-welded metal lid
Pads	Solderable gold over nickel
Marking	Epoxy ink or laser engraved
Resistance to Solvents	MIL STD 202, Method 215

Pin #	Connection
1	Vc
2	Tristate
3	Case, GND
4	Output
5	Output
6	Supply Voltage

Pin #	Connection
1	Vc
2	Tristate
3	Case, GND
4	Output
5*	N/C
6	Supply Voltage

0.071 (1.8)

0.1

0.165 (4.2)

0.200 (5.1)

0.079 (2.0)

SUGGESTED PC PADS
(with 0.1 μ F bypass capacitor shown)

Marking is shown on top

PAD 1 (dot)

0.284 (7.2) Maximum

0.205 (5.2) Maximum

0.075 (1.90) Maximum

PAD 1 2 3

6 5 4

0.102 (2.6)

0.055 (1.4)

0.200 $\pm$.005 (5.1)

0.047 (1.2)