

LV-PECL COMPATIBLE OUTPUT VCXO IN CERAMIC LCC PACKAGE - VC75PE Series

FEATURES

- RoHS Compliant (Pb-Free), High Frequencies
- Very Low Phase Jitter with Fundamental Crystal Design
- Leadless Chip Carrier Ultra Small Package with Industry de facto Standard Footprint
- Wide Frequency Pulling Range, No Internal PLL

SPECIFICATIONS

Frequency Range	130 MHz to 200 MHz
Input Voltage (Vcc) Input Current Control Voltage (Vc) Storage Temperature Frequency Stability / APR (Min) Temperature Range Standard Stability / Pullability Duty Cycle	B = +3.3 VDC ± 5% 100 mA Maximum +1.65V ± 1.5V -55°C to 125°C A = ±50 / ±50 ppm; B = ±25 / ±50 ppm; C = ±50 / ±100 ppm; D = ±25 / ±75 ppm A = 0°C to 70°C; B = -40°C to 85°C; G = -10°C to 70°C AA = ±50 ppm / 0°C to 70°C, Absolute pull range (APR): ±50 ppm Minimum 1 = Tristate 60/40% symmetry; 3 = Tristate 55/45% symmetry
Output Load Logic "1" / Logic "0" Level Rise/Fall Time (Tr/Tf) Start-up time Phase Jitter (RMS, 1 Sigma) Modulation Bandwidth Linearity / Slope Input Impedance Setability at Fnom, 25°C Tristate Function Enable/Disable Time	50 Ohms to Vcc - 2.0V or Thevenin equivalent, Bias required Vcc - 1.02V Minimum / Vcc - 1.63V Maximum 1 ns Maximum at 20% to 80% Vp-p 5 ms Maximum 1 ps Maximum for fj = 12KHz to 20MHz 12 kHz Minimum at -3 dB ±20% Maximum of best straight line fit / Positive 50 kOhms Minimum, fm < 10KHz +1.65V ±0.4V for 3.3V part Input (Pin#2) High (> 0.7V) or open: Output (Pin#4, #5) active Input (Pin#2) Low (< 0.3V): Output disabled in high impedance 100 ns Maximum
Creating a Part Number Product Ser Frequency - Supply Volta	Operating remperature Range. A = 0 to 70 C
	Recommended Solder Pad Lavout

