

## LV-PECL COMPATIBLE OUTPUT VCXO IN CERAMIC LCC PACKAGE - VC75PE Series

## FEATURES

- RoHS Compliant (Pb-Free), High Frequencies
- Very Low Phase Jitter with Fundamental Crystal Design
- Leadless Chip Carrier Ultra Small Package with Industry de facto Standard Footprint
- Wide Frequency Pulling Range, No Internal PLL

## **SPECIFICATIONS**

| Frequency Range  | 130 MHz to 200 MHz   |
|--|--|
| Input Voltage (Vcc)<br>Input Current<br>Control Voltage (Vc)<br>Storage Temperature<br>Frequency Stability / APR (Min)<br>Temperature Range<br>Standard Stability / Pullability<br>Duty Cycle  | B = +3.3 VDC ± 5%<br>100 mA Maximum<br>+1.65V ± 1.5V<br>-55°C to 125°C<br>A = ±50 / ±50 ppm; B = ±25 / ±50 ppm; C = ±50 / ±100 ppm; D = ±25 / ±75 ppm<br>A = 0°C to 70°C; B = -40°C to 85°C; G = -10°C to 70°C<br>AA = ±50 ppm / 0°C to 70°C, Absolute pull range (APR): ±50 ppm Minimum<br>1 = Tristate 60/40% symmetry; 3 = Tristate 55/45% symmetry   |
| Output Load<br>Logic "1" / Logic "0" Level<br>Rise/Fall Time (Tr/Tf)<br>Start-up time<br>Phase Jitter (RMS, 1 Sigma)<br>Modulation Bandwidth<br>Linearity / Slope<br>Input Impedance<br>Setability at Fnom, 25°C<br>Tristate Function<br>Enable/Disable Time | 50 Ohms to Vcc - 2.0V or Thevenin equivalent, Bias required<br>Vcc - 1.02V Minimum / Vcc - 1.63V Maximum<br>1 ns Maximum at 20% to 80% Vp-p<br>5 ms Maximum<br>1 ps Maximum for fj = 12KHz to 20MHz<br>12 kHz Minimum at -3 dB<br>±20% Maximum of best straight line fit / Positive<br>50 kOhms Minimum, fm < 10KHz<br>+1.65V ±0.4V for 3.3V part<br>Input (Pin#2) High (> 0.7V) or open: Output (Pin#4, #5) active<br>Input (Pin#2) Low (< 0.3V): Output disabled in high impedance<br>100 ns Maximum |
| Creating a Part Number<br>Product Ser<br>Frequency -<br>Supply Volta   | Operating remperature Range. A = 0 to 70 C   |
|  | Recommended Solder Pad Lavout  |

